



Atty. Dkt. No. 039153-0667

THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Qi XIANG

Title: STRAINED SILICON MOSFET HAVING
IMPROVED CARRIER MOBILITY,
STRAINED SILICON CMOS DEVICE,
AND METHODS OF THEIR
FORMATION

Appl. No.: 10/684,727

Filing Date: 10/14/2003

Examiner: T.Manh

Art Unit: 2822

CERTIFICATE OF EXPRESS MAILING
I hereby certify that this correspondence is being deposited with the
United States Postal Service's "Express Mail Post Office To
Addressee" service under 37 C.F.R. § 1.10 on the date indicated
below and is addressed to: Mail Stop Issue Fee, Commissioner for
Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

EV 445626008 US

December 21, 2004

(Express Mail Label Number)

(Date of Deposit)

Ruthie Vallejo

(Printed Name)

(Signature)

TRANSMITTAL OF FORMAL DRAWINGS

Mail Stop Issue Fee
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Transmitted herewith is the proposed drawing correction of Figures 1 and 2 (1 sheet) for
the above-identified application. The Official Draftsperson is respectfully requested to approve
these drawings for entry into the application.

Respectfully submitted,

Date 21 December 2004

By Ronald Coslick

FOLEY & LARDNER LLP
Customer Number: 23392
Telephone: (310) 975-7964
Facsimile: (310) 557-8475

Ronald Coslick
Attorney for Applicant
Registration No. 36,489